Developer website: http://www.optunis.com
FIR HDL Writer is an EDA tool which generates FIR filters in clear text Verilog which may be synthesized to FPGA's or ASIC's. Design options include multiple channels, coefficient sets, interpolation, decimation, and resource utilization specifications. The designs are fully synchronous and registered to provide maximum clock frequencies. Clock rates in excess of 300 MHz have been observed with Stratix II and Virtex IV devices (using Quartus and ISE synthesis and place and route tools) from Altera and Xilinx. Since verification has become a greater part of the work load for FPGA and ASIC developers, the FIR HDL Writer includes a self checking testbenches which performs impulse, step, and random tests. The FIR HDL Writer is the first cross platform product released by Optunis, and runs natively on Windows XP, Linux, and Mac OS X.
- Mac OS X 10.4 or later
- Verilog Simulator for design simulation
- Verilog Synthesizer to map the design to ASIC or FPGA